## M64897GP

## PLL Frequency Synthesizer with DC/DC Converter for PC

REJ03F0167-0200
Rev. 2.00
Jun 14, 2006

## Description

The M64897GP is a semiconductor integrated circuit consisting of PLL frequency synthesizer for TV/VCR/PC using $\mathrm{I}^{2} \mathrm{C}$ BUS control. It contains the prescaler with operating up to $1.3 \mathrm{GHz}, 4$ band drivers and DC/DC converter for Tuning voltage.

## Features

- Built-in DC/DC converter for Tuning voltage
- 4 integrated PNP band drivers ( $\mathrm{I}_{\mathrm{O}}=30 \mathrm{~mA}, \mathrm{Vsat}=0.2 \mathrm{~V}$ Typ. $@ \mathrm{~V}_{\mathrm{CC} 1}$ to 10 V )
- Built-in prescaler with input amplifier (f $\max =1.3 \mathrm{GHz}$ )
- PLL lock/unlock status display out put (Built-in pull up resistor)
- X'tal 4 MHz is used to realize 3 type of tuning steps (Divider ratio $1 / 512,1 / 640,1 / 1024$ )
- Software compatible with M64894
- Built-in Power on reset system
- Small Package (SSOP)


## Application

PC, TV, VCR tuners

## Recommended Operating Condition

- Supply voltage range
$-\mathrm{V}_{\mathrm{CC} 1}=4.5$ to 5.5 V
- $\mathrm{V}_{\mathrm{CC} 2}=\mathrm{V}_{\mathrm{CC} 1}$ to 10 V
- Rated supply voltage
$-V_{C C 1}=5 \mathrm{~V}$
$-\mathrm{V}_{\mathrm{CC} 2}=\mathrm{V}_{\mathrm{CC} 1}$


## Block Diagram



## Pin Arrangement



## Pin Description

| $\begin{aligned} & \hline \text { Pin } \\ & \text { No. } \end{aligned}$ | Symbol | Pin name | Function |
| :---: | :---: | :---: | :---: |
| 1 | fin | Prescaler input | Input for the VCO frequency. |
| 2 | GND | GND | Ground to 0 V . |
| 3 | $\mathrm{V}_{\mathrm{CC} 1}$ | Power supply voltage 1 | Power supply voltage terminal.5.0 $\mathrm{V} \pm 0.5 \mathrm{~V}$ |
| 4 | $\mathrm{V}_{\mathrm{CC} 2}$ | Power supply voltage 2 | Power supply for band switching, $\mathrm{V}_{\text {CC1 }}$ to 10 V |
| 5 | BS4 | Band switching outputs | PNP open collector method is used. <br> When the band switching data is " H ", the output is ON . <br> When it is " $L$ ", the output is OFF. |
| 6 | BS3 |  |  |
| 7 | BS2 |  |  |
| 8 | BS1 |  |  |
| 9 | VDC | DC/DC power supply voltage | DC/DC power supply voltage terminal.5.0 $\mathrm{V} \pm 0.5 \mathrm{~V}$ |
| 10 | Ipk | Peak current detect | When potential difference with VDC terminal becomes more than 0.33 V by current limiting detector of DC/DC converter, the listing rises with off. |
| 11 | SWE | Switching output | DC/DC converter oscillator output. |
| 12 | +B | Power supply voltage | Power supply voltage for tuning voltage. |
| 13 | Vtu | Tuning output | This supplies the tuning voltage. |
| 14 | Vin | Filter input (Charge pump output) | This is the output terminal for the LPF input and charge pump output. When the phase of the programmable divider output ( $f 1 / N$ ) is ahead compared to the reference frequency ( $\mathrm{f}_{\text {REF }}$ ), the "source" current state becomes active. If it is behind, the "sink" current becomes active. If the phases are the same, the high impedance state becomes active. |
| 15 | LD/ftest | Lock detect/Test port | Lock detector output. When loop of phase locked loop locked it, it rises with " H " level in "L" level or unlock. In control byte data input, the programmable freq. divider output and reference freq. output is selected by the test mode. |
| 16 | ADC | AD converter input | A/D conversion of the input voltage. |
| 17 | SCL | Clock input | Data is read into the shift register when the clock signal falls.. |
| 18 | SDA | Data input | Input for band SW and programmable freq. divider set up. In lead mode, it outputs lock detector output and power down flag and a state of 5 level A/D converter. |
| 19 | ADS | Address switching input | Chip address sets it up with the input condition of terminal. |
| 20 | Xin | This is connected to the crystal oscillator | 4.0 MHz crystal oscillator is connected. |

## Absolute Maximum Ratings

| ( $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, unless otherwise noted) |  |  |  |  |
| :--- | :--- | :---: | :---: | :---: |
| Item | Symbol | Ratings | Unit | Condition |
| Supply Voltage 1 | $\mathrm{V}_{\mathrm{CC} 1}$ | 6.0 | V | Pin 3 |
| Supply voltage 2 | $\mathrm{V}_{\mathrm{CC} 2}$ | 10.8 | V | Pin 4 |
| Input voltage | $\mathrm{V}_{\mathrm{I}}$ | 6.0 | V | Not to exceed $\mathrm{V}_{\mathrm{CC} 1}$ |
| Output voltage | $\mathrm{V}_{\mathrm{O}}$ | 6.0 | V | $\mathrm{f}_{\mathrm{REF}}$ output |
| Voltage applied when the band <br> output is OFF | $\mathrm{V}_{\mathrm{BSOFF}}$ | 10.8 | V |  |
| Band output current | $\mathrm{I}_{\mathrm{BSON}}$ | 40.0 | mA | Per 1 band output circuit |
| ON the time when the band output <br> is ON | $\mathrm{t}_{\mathrm{BSON}}$ | 10 | s | 40 mA per 1 band output <br> circuit <br> 3 circuits are pn at same time. |
| Power dissipation |  |  |  |  |
| Operating temperature | Topr | -20 to +75 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage temperature | Tstg | -40 to +125 | ${ }^{\circ} \mathrm{C}$ |  |

## Recommended Operating Conditions

$\left(\mathrm{Ta}=-20^{\circ} \mathrm{C}\right.$ to $+75^{\circ} \mathrm{C}$, unless otherwise noted)

| Item | Symbol | Ratings | Unit | Conditions |
| :--- | :--- | :---: | :---: | :--- |
| Supply voltage 1 | $\mathrm{V}_{\mathrm{CC} 1}$ | 4.5 to 5.5 | V | Pin 3 |
| Supply voltage 2 | $\mathrm{V}_{\mathrm{CC} 2}$ | $\mathrm{~V}_{\mathrm{CC} 1}$ to 10.0 | V | Pin 4 |
| Operating frequency (1) | $\mathrm{f}_{\mathrm{opr} 1}$ | 4.0 | V | Crystal oscillation circuit |
| Operating frequency (2) | $\mathrm{f}_{\text {opr2 }}$ | 80 to 1300 | MHz |  |
| Band output current 5 to 8 | $\mathrm{I}_{\mathrm{BDL}}$ | 0 to 30 | mA | Normally 1 circuit is on. 2 circuits on at the <br> same time is max. It is prohibited to have 3 <br> or more circuits turned on at the same time. |

## Electrical Characteristics

$\left(\mathrm{Ta}=-20^{\circ} \mathrm{C}\right.$ to $+75^{\circ} \mathrm{C}$, unless otherwise noted, $\left.\mathrm{V}_{\mathrm{CC} 1}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=9.0 \mathrm{~V}\right)$

| Item |  | Symbol | Test <br> Pin | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. |  | Typ. | Max. |  |  |
| Input termina Is | " H " input voltage |  | $\mathrm{V}_{\mathrm{IH}}$ | 17 to 18 | 3.0 | - | $\begin{gathered} \mathrm{V}_{\mathrm{CC} 1}+ \\ 0.3 \end{gathered}$ | V |  |
|  | "L" input voltage | $\mathrm{V}_{\text {IL }}$ | 17 to 18 | - | - | 1.5 | V |  |
|  | "H" input current | $\mathrm{I}_{\mathrm{H}}$ | 17 to 18 | - | - | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC} 1}=5.5 \mathrm{~V}, \mathrm{Vi}=4.0 \mathrm{~V}$ |
|  | "L" input current | $\mathrm{I}_{\text {LL }}$ | 17, 18 | - | -4/-14 | -10/-30 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC} 1}=5.5 \mathrm{~V}, \mathrm{Vi}=0.4 \mathrm{~V}$ |
| SDA output | "L" output voltage | $\mathrm{V}_{\mathrm{OL}}$ | 18 | - | - | 0.4 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC} 1}=5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=3 \mathrm{~mA}$ |
|  | Leak current | lo | 18 | - | - | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC} 1}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=5.5 \mathrm{~V}$ |
| Lock output | "H" output voltage | $\mathrm{V}_{\mathrm{OH}}$ | 16 | 5.0 | - | - | V | $\mathrm{V}_{\mathrm{CC} 1}=5.5 \mathrm{~V}$ |
|  | "L" output voltage | VoL | 16 | - | 0.3 | 0.5 | V | $\mathrm{V}_{\mathrm{CC} 1}=5.5 \mathrm{~V}$ |
| $\begin{aligned} & \text { Band } \\ & \text { SW } \end{aligned}$ | Output voltage | $\mathrm{V}_{\text {BS }}$ | 5 to 8 | 11.6 | 11.8 | - | V | $\mathrm{V}_{\mathrm{CC} 2}=9 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-30 \mathrm{~mA}$ |
|  | Leak current | $\mathrm{I}_{\text {olk1 }}$ | 5 to 8 | - | - | -10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC} 2}=9 \mathrm{~V},$ <br> Band SW is OFF $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ |
| Tuning output | Output voltage "H" | $\mathrm{V}_{\text {toH }}$ | 13 | 30.5 | - |  | V | $+\mathrm{B}=31 \mathrm{~V}$ |
|  | Output voltage "L" | $\mathrm{V}_{\text {toL }}$ | 13 | - | 0.2 | 0.4 | V | +B=31V |
| Charge pump | "H" output current | $\mathrm{I}_{\text {CPO }}$ | 14 | - | 270 | 370 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC} 1}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.5 \mathrm{~V}$ |
|  | Leakage current | $\mathrm{I}_{\text {CPLK }}$ | 14 | - | - | 50 | nA | $\mathrm{V}_{\mathrm{CC} 1}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2.5 \mathrm{~V}$ |
| Supply current 1 |  | $\mathrm{I}_{\mathrm{CC} 1}$ | 3 | - | 20 | 30 | mA | $\mathrm{V}_{\mathrm{CC} 1}=5.5 \mathrm{~V}$ |
| Supply current 2 | 4 circuits OFF | $\mathrm{I}_{\text {CC2A }}$ | 4 | - | - | 0.3 | mA | $\mathrm{V}_{\mathrm{CC} 2}=9 \mathrm{~V}$ |
|  | 1 circuits ON, Output open | $\mathrm{I}_{\text {CC2B }}$ | 4 | - | 4.0 | 6.0 | mA | $\mathrm{V}_{\mathrm{CC} 2}=9 \mathrm{~V}$ |
|  | Output current 30 mA | $\mathrm{I}_{\mathrm{CC2C}}$ | 4 | - | $34.0$ | 36.0 | mA | $\mathrm{V}_{\mathrm{CC} 2}=9 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-30 \mathrm{~mA}$ |
| DC/DC Converter |  |  |  |  |  |  |  |  |
| Supply current (action) |  | Iccdc | 9 | - | 1.3 | 3.0 | mA | $\mathrm{V}_{\mathrm{CC} 1}=5.5 \mathrm{~V}$ |
| Output voltage |  | Vdo | 12 | 28 | 31 | 35 | V | $\mathrm{V}_{\mathrm{CC} 1}=5.5 \mathrm{~V}$ |
| OSC frequency |  | fosc | 11 | - | 571 | - | kHz | $\mathrm{V}_{\mathrm{CC} 1}=5.5 \mathrm{~V}$ |
| Current limit detect voltage |  | Vipk | 10 | - | 330 | - | mV | $\mathrm{V}_{\mathrm{CC} 1}=5.5 \mathrm{~V}$ |

Note: The typical values are at $\mathrm{V}_{\mathrm{CC} 1}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=9.0 \mathrm{~V}, \mathrm{Ta}=+25^{\circ} \mathrm{C}$.

## Switching Characteristics

$\left(\mathrm{Ta}=-20^{\circ} \mathrm{C}\right.$ to $+75^{\circ} \mathrm{C}$, unless otherwise noted, $\left.\mathrm{V}_{\mathrm{CC} 1}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=9.0 \mathrm{~V}\right)$

| Item | Symbol | Test <br> Pin | Limits |  |  | Unit | Test Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |  |
| Prescaler operating frequency | $\mathrm{f}_{\text {opr }}$ | 1 | 80 | - | 1300 | MHz | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC} 1}=4.5 \text { to } 5.5 \mathrm{~V} \\ & \mathrm{Vin}=\text { Vinmin to Vinmax } \end{aligned}$ |  |
| Operation input voltage | Vin | 1 | -24 | - | 4 | dBm | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}=4.5 \text { to } \\ & 5.5 \mathrm{~V} \end{aligned}$ | 850 to 100 MHz |
|  |  |  | -27 | - | 4 |  |  | 100 to 950 MHz |
|  |  |  | -15 | - | 4 |  |  | 950 to 1300MHz |
| Clock pulse frequency | fsCL | 17 | 0 | - | 100 | kHz | $\mathrm{V}_{\mathrm{CC} 1}=4.5$ to 5.5 V |  |
| Bus free time | $\mathrm{t}_{\text {buF }}$ | 18 | 4.7 | - | - | $\mu \mathrm{S}$ | $\mathrm{V}_{\mathrm{CC} 1}=4.5$ to 5.5 V |  |
| Data hold time | $\mathrm{t}_{\text {hdsta }}$ | 17 | 4 | - | - | $\mu \mathrm{s}$ | $\mathrm{V}_{\mathrm{CC} 1}=4.5$ to 5.5 V |  |
| SCL low hold time | tow | 17 | 4.7 | - | - | $\mu \mathrm{S}$ | $\mathrm{V}_{\mathrm{CC} 1}=4.5$ to 5.5 V |  |
| SCL high hold time | $\mathrm{t}_{\text {HIGH }}$ | 17 | 4 | - | - | $\mu \mathrm{s}$ | $\mathrm{V}_{\mathrm{CC} 1}=4.5$ to 5.5 V |  |
| Set up time | $\mathrm{t}_{\text {SUSTA }}$ | 17, 18 | 4.7 | - | - | $\mu \mathrm{s}$ | $\mathrm{V}_{\mathrm{CC} 1}=4.5$ to 5.5 V |  |
| Data hold time | thdiat | 17, 18 | 0 | - | - | S | $\mathrm{V}_{\mathrm{CC} 1}=4.5$ to 5.5 V |  |
| Data set up time | tsudat | 17, 18 | 250 | - | - | ns | $\mathrm{V}_{\mathrm{CC} 1}=4.5$ to 5.5 V |  |
| Rise time | $\mathrm{t}_{\mathrm{R}}$ | 17, 18 | - | - | 1000 | ns | $\mathrm{V}_{\mathrm{CC} 1}=4.5$ to 5.5 V |  |
| Fall time | $\mathrm{t}_{\mathrm{F}}$ | 17, 18 | - | - | 300 | ns | $\mathrm{V}_{\mathrm{CC} 1}=4.5$ to 5.5 V |  |
| Set up time | tsusto | 17, 18 | 4 | - | - | $\mu \mathrm{s}$ | $\mathrm{V}_{\mathrm{CC} 1}=4.5$ to 5.5 V |  |

## Method of Setting Data

The input information to consist of 2 or data of 4 bytes to lead to chip address is received in $\mathrm{I}^{2} \mathrm{C}$ bus receiver. It shows a definition of bus protocol admitted in the following.

| 1_STA | CA | CB | BB | STO |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 2_STA | CA | D1 | D2 | STO |  |  |
| 3_STA | CA | CB | BB | D1 | D2 | STO |
| 4_STA | CA | D1 | D2 | CB | BB | STO |
| STA : Start condition |  |  |  |  |  |  |
| STO : Stop condition |  |  |  |  |  |  |
| CA : Chip address |  |  |  |  |  |  |
| CB : Control data byte |  |  |  |  |  |  |
| BB : Band SW data byte |  |  |  |  |  |  |
| D1 : Divider data byte |  |  |  |  |  |  |
| D2 : Divider data byte |  |  |  |  |  |  |

The information of 5 bytes necessary for circuit operation is chip address and control data, band SW data of 2 bytes and divider byte of 2 bytes. After the chip address input, 2 or data of 4 bytes are received.

Function bit is contained the first and the third data byte to distinguish between divider data and control data, band data, and " 0 " goes ahead of divider data, and " 1 " goes ahead of control data, band SW data.


## Write Mode Format

| Byte | MSB |  |  |  |  |  |  |  | LSB |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address byte | 1 | 1 | 0 | 0 | 0 | MA1 | MA0 | 0 | A |
| Divider byte 1 | 0 | N 14 | N 13 | N 12 | N 11 | N 10 | N 9 | N8 | A |
| Divider byte 2 | N 7 | N 6 | N 5 | N 4 | N 3 | N 2 | N 1 | N0 | A |
| Control byte 1 | 1 | X | T 2 | T 1 | T 0 | RSa | RSb | OS | A |
| Band SW byte | X | X | X | X | BS 4 | BS 3 | BS 2 | BS 1 | A |

Read Mode Format

| Byte | MSB |  |  |  |  |  |  |  | LSB |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address byte | 1 | 1 | 0 | 0 | 0 | MA1 | MA0 | 1 | A |
| Status byte 1 | POR | FL | X | X | X | A 2 | A 1 | A 0 | A |

## Data Cording Example

## Write Mode Format Example

| Byte | MSB |  |  |  |  |  |  |  | LSB | Condotion in Data Setting |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| Address byte | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | ADS input $\mathrm{V}_{\mathrm{CC} 1}$ |
| Divider byte 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Divider ratio $\mathrm{N}=16544$ |
| Divider byte 2 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |  |
| Control byte 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | $\mathrm{f}_{\text {REF }}$ divider ratio $1 / 1024$ |
| Band SW byte | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | BS4 output ON |

Note: $\mathrm{f}_{\mathrm{Vco}}=\mathrm{N} \bullet 8 \bullet \mathrm{f}_{\mathrm{REF}}=16544 \bullet 8 \bullet(4 \mathrm{MHz} / 1024)=517 \mathrm{MHz}$

## Read Mode Format Example (Loop locked)

| Byte | MSB |  |  |  |  |  |  |  | LSB | Condotion in Data Setting |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| Address byte | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | ADS Applied voltage <br> $0.9 \mathrm{~V}_{\mathrm{CC} 1}$ to $\mathrm{V}_{\mathrm{CC} 1}$ |
| Status byte | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | ADS Applied voltage <br> $0.45 \mathrm{~V}_{\mathrm{CC} 1}$ to $0.6 \mathrm{~V}_{\mathrm{CC} 1}$ |

Use data input for " 1 " so that the data of Read mode and Write mode return ACK signal " 0 " to micro computer in 9 bits of each byte.

## Test Mode Data Set Up Method

## Test Mode Bit Set Up

X
: Random, 0 or 1. normal " 0 "
MA1, MA0 : Programmable address bit

| Address Input Voltage | MA1 | MA0 |
| :--- | :---: | :---: |
| 0 to $0.1 \mathrm{~V}_{\mathrm{CC} 1}$ | 0 | 0 |
| Always valid | 0 | 1 |
| $0.4 \mathrm{~V}_{\mathrm{CC} 1}$ to $0.6 \mathrm{~V}_{\mathrm{CC} 1}$ | 1 | 0 |
| $0.9 \mathrm{~V}_{\mathrm{CC} 1}$ to $\mathrm{V}_{\mathrm{CC} 1}$ | 1 | 1 |

Note: N14 to N0: How to set dividing ratio of the programmable the divider
Dividing ratio $=$ N14 $\left(2^{14}=16384\right)++\mathrm{NO}\left(2^{0}=1\right)$
Therefore, the range of divider $N$ is 1,024 to 32,768
Example) $\mathrm{f}_{\mathrm{VCO}}=\mathrm{f}_{\text {REF }} \bullet 8 \bullet \mathrm{~N}$

$$
\begin{aligned}
& =3.90625 \cdot 8 \bullet \mathrm{~N} \\
& =31.25 \cdot \mathrm{~N}(\mathrm{kHz})
\end{aligned}
$$

T2, T1, T0: Setting Up for The Test Mode

| T2 | T1 | T0 | Charge Pump | Pin 12 Condition | Mode |
| :---: | :---: | :---: | :--- | :--- | :--- |
| 0 | 0 | $X$ | Normal operation | ADC input | Normal operation |
| 0 | 1 | $X$ | High impedance | ADC input | Test mode |
| 1 | 1 | 0 | Sink | ADC input | Test mode |
| 1 | 1 | 1 | Source | ADC input | Test mode |
| 1 | 0 | 0 | High impedance | f REF output | Test mode |
| 1 | 0 | 1 | High impedance | f1/N output | Test mode |

RSa, RSb: Set Up for The Reference Frequency Divider Ratio

| RSa | RSb | Divider Ratio |
| :---: | :---: | :---: |
| 1 | 1 | $1 / 512$ |
| 0 | 1 | $1 / 1024$ |
| $X$ | 0 | $1 / 640$ |

## OS: Set Up The Tuning Amplifier

| OS | Tuning Voltage Output | Mode |
| :---: | :---: | :---: |
| 0 | ON | Normal |
| 1 | OFF | Test |

POR : Power on reset flag. " 1 " output at reset
FL : Lock detector flag. " 1 " output at locked, "0"output at unlocked

## A2, A1, A0: 5 Level A/D Converter Output Data

| ADC Input Voltage | A2 | A1 | A0 |
| :--- | :---: | :---: | :---: |
| $0.6 \pm \mathrm{V}_{\mathrm{CC} 1}$ to $\mathrm{V}_{\mathrm{CC} 1}$ | 1 | 0 | 0 |
| $0.45 \pm \mathrm{V}_{\mathrm{CC} 1}$ to $0.6 \pm \mathrm{V}_{\mathrm{CC} 1}$ | 0 | 1 | 1 |
| $0.3 \pm \mathrm{V}_{\mathrm{CC} 1}$ to $0.45 \pm \mathrm{V}_{\mathrm{CC} 1}$ | 0 | 1 | 0 |
| $0.15 \pm \mathrm{V}_{\mathrm{CC} 1}$ to $0.3 \pm \mathrm{V}_{\mathrm{CC} 1}$ | 0 | 0 | 1 |
| 0 to $0.15 \pm \mathrm{V}_{\mathrm{CC} 1}$ | 0 | 0 | 0 |

Note: The voltage accuracy allowance range: $0.03 \pm \mathrm{V}_{\mathrm{CC} 1}(\mathrm{~V})$

## Power on Reset Operation

(Initial state the power is turned ON )

| BS4 to BS1 | $:$ OFF |
| :--- | :--- |
| Charge pump | $:$ High impedance |
| Tuning amplifier | $:$ OFF |
| Charge pump current | $: 270 \mu \mathrm{~A}$ |
| Frequency division ratio | $: 1 / 1024$ |
| Lock detect | $: \mathrm{H}$ |

Charge pump current is replaced by $70 \mu \mathrm{~A}$ when locks it by automatic change facility.

## Timing Diagram



## Crystal Oscillator Connection Diagram



## Application Example



## Package Dimensions



RenesasTechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials
. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's
application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party
. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein
The information described here may contain technical inaccuracies or typographical errors
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor
home page (http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes
5. Renesas Techne is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

RENESAS

## RENESAS SALES OFFICES

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

## Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501
Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900
Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No. 1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

## Renesas Technology Hong Kong Ltd.

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071
Renesas Technology Taiwan Co., Ltd.
10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

## Renesas Technology Singapore Pte. Ltd

1 Harbour Front Avenue, \#06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001
Renesas Technology Korea Co., Ltd.
Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

## Renesas Technology Malaysia Sdn. Bhd

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

